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The N2O-grown SiO2 /4H-SiC 0001, 033¯8, and 112¯0 interface properties in p-channel
metal-oxide-semiconductor field-effect transistors MOSFETs have been characterized by using
gate-controlled diodes. Although the inversion layer is not formed in simple SiC MOS capacitors at
room temperature due to its large bandgap, a standard low frequency capacitance-voltage C-V
curve can be obtained for the gate-controlled diodes, owing to the supply of minority carriers from
the source region. From the quasistatic C-V curves measured by using gate-controlled diodes, the
interface state density has been evaluated by an original method proposed in this study. The interface
state density near the valence band edge evaluated by the method is the lowest at the oxides/4H-SiC
033¯8 interface. Comparison with the channel mobility is also discussed. © 2008 American
Institute of Physics. DOI: 10.1063/1.3028016
The wide bandgap semiconductor silicon carbide SiC
has superior properties such as high breakdown field, high
thermal conductivity, and high saturation electron drift
velocity.1 4H-SiC metal-oxide-semiconductor field-effect
transistors MOSFETs have been regarded as a candidate for
high-power, high-temperature, and high-speed switches,2 and
several high-voltage 4H-SiC MOSFETs, which outperform
Si power devices, have been already reported.3–5
In the last decade, the characteristics of SiC MOS de-
vices have been significantly improved through the develop-
ment of process technology. For example, the usage of
4H-SiC 033¯86 and 112¯0 faces7 and the utilization of de-
posited insulators8–10 are effective to improve the character-
istics of SiC n-channel MOSFETs. In addition, the nitrida-
tion of gate oxides11–13 is widely adopted to reduce the
interface state density near the conduction band edge, lead-
ing to high channel mobility in SiC n-channel MOS
devices.14 Although the understanding on n-channel MOS
devices has shown gradual progress, the fundamental study
on SiC p-channel MOS devices has been lacking. The under-
standing on SiC MOS interface properties in the lower half
of bandgap can contribute to the improvement of SiC power
devices and circuits.
Although several groups have reported the p-channel
MOSFETs on the 4H-SiC 0001 face,15–17 the crystal face
dependences of the interface state density and channel mo-
bility have been still missing. The authors characterized the
N2O-grown oxides/4H-SiC 0001, 033¯8, and 112¯0 inter-
face properties by using MOSFET structure, called a gate-
controlled diode.18 In the gate-controlled diodes, the
capacitance-voltage C-V characteristics were measured be-
tween the gate electrode and other electrodes source, drain,
and substrate electrodes of the MOSFETs. The measured
low-frequency C-V curves demonstrate not “accumulation-
depletion-deep depletion” characteristics but “accumulation-
depletion-inversion” characteristics in contrast to the simple
SiC MOS capacitors because the source/drain regions act as
an external source of holes. By using gate-controlled diodes,
the correlation between channel mobility and shallow inter-
face state density has been demonstrated for n-channel SiC
0001 MOSFETs.19 In this study, the authors propose an
original method to estimate the interface state density, and
the shallow states in the lower half of the bandgap at the
SiO2 /SiC interface are evaluated from the measured C-V
curves obtained by using the gate-controlled diodes.
The p-channel MOSFETs were fabricated on n-type
4H-SiC 8° off-axis 0001, on-axis 033¯8, and on-axis
112¯0 epilayers. The donor concentration of the n-type ep-
ilayers was 11016, 51016, and 51014 cm−3 for 0001,
033¯8, and 112¯0 faces, respectively. The 0.3 m deep
source/drain regions were formed by high-dose Al+ implan-
tation energy: 10–160 keV; total dose: 51015 cm−2 at
300 °C. After ion implantation, thermal annealing was car-
ried out at 1700 °C for 20 min with a carbon cap to suppress
surface roughening.20 Thermal oxidation was performed in
dry N2O ambient 10% diluted in N2 at 1300 °C.13,21 The
thickness of gate oxides was 49, 44, and 52 nm for 0001,
033¯8, and 112¯0 faces, respectively. The source/drain and
substrate electrodes were Ti/Al/Ni and Ni, respectively, and
these electrodes were annealed at 950 °C for 5 min. The gate
electrode was Al. The typical channel length L and width
W were 100 and 200 m, respectively. The design of
long-channel MOSFETs was adopted to minimize the influ-
ence of source/drain contact resistance and to suppress short-
channel effects.22 The field-effect mobility of the p-channel
MOSFETs fabricated on 0001, 033¯8, and 112¯0 faces
was 7, 11, and 17 cm2 /V s, respectively not shown. The
p-channel SiC MOSFETs on the 033¯8 and 112¯0 faces
exhibit higher channel mobility than that on the 0001 face
as is the case for n-channel SiC MOSFETs.6,7
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Quasistatic C-V characteristics CQS were measured at
room temperature under dark condition by using the gate-
controlled diodes to evaluate the interface state density. The
typical sweep rate for the C-V measurements was about 0.15
V/s. The area of gate electrode is about 4.910−4 cm2. Fig-
ure 1 shows the quasitatic C-V curve obtained from the
033¯8 MOSFETs and theoretical low-frequency C-V curve.
The measured C-V characteristics indicate that the MOS in-
terface under the gate electrode shows strong inversion at
sufficiently negative gate voltage, owing to the supply of
minority carriers holes from the source region. From the
measured C-V curves, the authors evaluated the interface
state density near the valence band edge. At first, the surface
potential S-gate voltage VG characteristics were calcu-
lated by using the following equation:23
SVG2 = 
VG1
VG2 1 − CQSVGCox dVG +SVG1 . 1
In Eq. 1, in order to determine the absolute value of surface
potential, the basis of surface potential must be defined. In
this study, the authors assumed that the surface potential cal-
culated from the measured C-V characteristics coincides with
that theoretically obtained at a gate voltage of −15 V. Then,
the S-VG characteristics experimentally obtained are com-
pared with the theoretical S-VG relationship.
Figures 2a–2c show the S-VG curves experimentally
and theoretically obtained for the 0001, 033¯8, and 112¯0
gate-controlled diodes, respectively. Compared with the the-
oretical curves, the shift in experimental S-VG curves to-
ward the negative gate voltage direction is caused by the
presence of effective fixed charge positive located at the
SiO2 /SiC interface and the stretch out of S-VG curves by
the presence of interface states. In the ideal case theoretical
S-VG curve, the change in gate voltage directly causes that
of the surface potential. On the other hand, in the case of the
experimental S-VG curves, the additional increment in gate
voltage is needed in order to fill the interface states with
holes. Thus, the interface state density Dit can be evaluated
from the difference between the slope of S-VG characteris-




q 	 dVGdS	 theory − 	 dVGdS	experiment
 . 2
From this equation, the interface state density near the va-
lence band edge in the p-channel SiC MOSFETs was calcu-
lated. This method can be also used to estimate the interface
state density near the conduction band edge in the n-channel
MOSFETs.
Figure 3 shows the distributions of the interface state
density near the valence band edge in the 0001, 033¯8, and
112¯0 MOSFETs. From Fig. 3, the interface state density is
exponentially increased toward the valence band edge and
reaches 21012 cm−2 eV−1 at EV+0.2 eV for the 0001 in-
terface. On the other hand, the 033¯8 face shows a lower
interface state density of 11012 cm−2 eV−1 at 0.2 eV above





















FIG. 1. Quasistatic C-V curve obtained in p-channel MOSFETs on the
4H-SiC 033¯8 face by using a gate-controlled diode. A theoretical C-V
curve is also shown by a dashed line.


























































































FIG. 2. S-VG characteristics of the fabricated MOSFETs on a 0001, b
033¯8, and c 112¯0 faces. Open squares in a, open circles in b, and
closed circles in c mean the S-VG characteristics experimentally ob-
tained. Dashed line means the theoretical S-VG curve. The right vertical
axis denotes the S−2B and the solid line represents the S=2B onset
of strong inversion.




























FIG. 3. Distribution of interface state density on the 4H-SiC 0001 face
open squares, 033¯8 face open circles, and 112¯0 face closed circles.
The interface state density was estimated by C-V curves measured by using
the gate-controlled diode structure.
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the valence band edge. Contrary to expectations, the 112¯0
face exhibits higher interface state density than the 033¯8
face, and the interface state density is 21012 cm−2 eV−1 at
EV+0.2 eV. Compared with the SiO2 /4H-SiC 0001 inter-
face, the interface state density at the SiO2 /4H-SiC 112¯0
interface is high in the deep energy region and relatively low
in the shallow energy region from the valence band edge.
The gate voltage at which the MOS interface becomes
strong inversion can be obtained from the intersection of
S-VG curve and S=2B line horizontal solid line in Fig.
2. The effective fixed charge at the MOS interface was cal-
culated from the difference between the theoretical and ex-
perimental gate voltage at which the MOS interface becomes
strong inversion. A highest effective fixed charge positive
of 3.01012 cm−2 was obtained for the 112¯0 face, and the
effective fixed charge was lowest at the 033¯8 interface
4.61011 cm−2. The effective fixed charge at the 0001
interface was 2.51012 cm−2. The magnitude of the effec-
tive fixed charge is consistent with that of the interface state
density in the deep energy region from the valence band edge
as shown in Fig. 3. The high effective fixed charge at the
112¯0 interface may be mainly due to the high density of
interface state in the deep energy region.
The N2O-grown oxide/4H-SiC 033¯8 interface exhibits
the lowest interface state density, leading to the high channel
mobility in the 033¯8 MOSFETs. Although the N2O-grown
oxides/4H-SiC 112¯0 interface shows high interface state
density in the deep energy region, the p-channel MOSFETs
on 4H-SiC 112¯0 face exhibit high channel mobility as de-
scribed above. The main reason for the high channel mobility
in the 112¯0 MOSFETs may be the low donor concentration
ND=51014 cm−3 of the employed epilayers. The channel
mobility of MOSFETs generally depends on the doping con-
centration of epilayers.21,24 The decrease in donor concentra-
tion results in an increase in channel mobility because the
influence of surface roughness scattering and Coulomb scat-
tering from the charges located near the interface is weak-
ened due to its low vertical electric field in the inversion
layer. Although the high effective fixed charge density was
observed in the 112¯0 MOSFETs as mentioned above, the
charges hardly affected the channel mobility of the MOS-
FETs due to small effect of Coulomb scattering. The low
donor concentration contributes to the high channel mobility
in the 112¯0 MOSFETs. In addition, the SiO2 /4H-SiC
112¯0 interface shows the relatively low interface state den-
sity near the valence band edge. In the case of 4H-SiC
n-channel MOSFETs, the interface state density near the
conduction band edge adversely affects the channel mobility
due to severe electron trapping.14 In a similar way, the chan-
nel mobility of p-channel MOSFETs fabricated on the 0001
face may be severely influenced by the shallow interface
states, which cause hole trapping. This relatively low density
of interface states also contributes to the increase in channel
mobility in 112¯0 face.
In conclusion, the authors have investigated the correla-
tion between the characteristics of p-channel 4H-SiC
MOSFETs with N2O-grown oxides and their interface prop-
erties. The fabricated p-channel MOSFETs exhibited a chan-
nel mobility of 7 cm2 /V s for the 0001 face, 11 cm2 /V s
for the 033¯8 face, and 17 cm2 /V s for the 112¯0 face. The
shallow interface state density was estimated from theS-VG
characteristics calculated by using the quasistatic and theo-
retical low-frequency C-V curves of the gate-controlled di-
odes. The SiO2 /4H-SiC 033¯8 interface exhibited the low-
est interface state density Dit=11012 cm−2 eV−1 at EV
+0.2 eV. The high channel mobility in the 112¯0 MOS-
FETs may be attributed to the low doping concentration in
n-type epilayer and relatively low interface state density near
the valence band edge. The usage of the nonbasal faces and
the nitridation of gate oxides are attractive methods to en-
hance the characteristics of both 4H-SiC p-channel and
n-channel MOS-based devices.
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